An FPGA-based architecture for embedded systems performance acceleration applied to Optimum-Path Forest classifier

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Probabilistic Optimum-Path Forest Classifier for Binary Classification Problems

Probabilistic-driven classification techniques extend the role of traditional approaches that output labels (usually integer numbers) only. Such techniques are more fruitful when dealing with problems where one is not interested in recognition/identification only, but also into monitoring the behavior of consumers and/or machines, for instance. Therefore, by means of probability estimates, one ...

متن کامل

Performance-Optimum Superscalar Architecture for Embedded Applications

Embedded applications are widely used in portable devices such as wireless phones, personal digital assistants, laptops, etc. High throughput and real time requirements are especially important in such data-intensive tasks. Therefore, architectures that provide the required performance are the most desirable. On the other hand, processor performance is severely related to the average memory acc...

متن کامل

FPGA-based Acceleration of Shortest Path Computation

There exist several practical applications that require high-speed shortest path computations. In many situations, especially in embedded applications, an FPGA-based accelerator for computing the shortest paths can help to achieve high performance at low cost. This paper presents an FPGA-based distributed architecture for solving the single-source shortest path problem in a fast and efficient m...

متن کامل

An incremental linear-time learning algorithm for the Optimum-Path Forest classifier

We present a classification method with linear-time incremental capabilities based on the Optimum-Path Forest (OPF) classifier. The OPF considers instances as nodes of a graph where the edges’ weights are the distances between two nodes’ feature vectors. Upon this graph, a minimum spanning tree is built, and every edge connecting instances of different classes is removed, with those nodes becom...

متن کامل

Embedded Active Vision System Based on an FPGA Architecture

In computer vision and more particularly in vision processing, the impressive evolution of algorithms and the emergence of new techniques dramatically increase algorithm complexity. In this paper, a novel FPGA-based architecture dedicated to active vision (and more precisely early vision) is proposed. Active vision appears as an alternative approach to deal with artificial vision problems. The ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Microprocessors and Microsystems

سال: 2017

ISSN: 0141-9331

DOI: 10.1016/j.micpro.2017.06.013